Amber Patrice Harrington

 igital — amber.patrice.harrington@gmail.com — Lee Design and verification of digital systems in Syste Proficient in C (embedded), C#, TCL, Python, H Expertise in modeling systems, writing reusable (0 benches in SystemVerilog, Verilog, and VHDL Familiarity with Cadence Tools, NCsim, SimVision Virtuoso, and associated scripting. Proficiency in *NIX systems, MATLAB/Octave, M Microwave Office, Quartus Prime, Altium, Eclips suite ital Design and Verification Engineer as Instruments Designed the digital logic (RTL) for a non-volatile cycle time by 10% through optimized implementa Produced test cases using constrained-random test 	emVerilog and Verilog Perl, and shell scripting DVM, UVM) self-checking test- n, XFdtd, vManager, vPlanner, Mathematica, Xilinx Vivado, NI se, IATEX, and Microsoft Office 02/2016–Present
 Proficient in C (embedded), C#, TCL, Python, H Expertise in modeling systems, writing reusable (0 benches in SystemVerilog, Verilog, and VHDL Familiarity with Cadence Tools, NCsim, SimVision Virtuoso, and associated scripting. Proficiency in *NIX systems, MATLAB/Octave, M Microwave Office, Quartus Prime, Altium, Eclips suite <i>ital Design and Verification Engineer</i> <i>itas Instruments</i> Designed the digital logic (RTL) for a non-volatile cycle time by 10% through optimized implemental context of the second secon	Perl, and shell scripting DVM, UVM) self-checking test- n, XFdtd, vManager, vPlanner, Mathematica, Xilinx Vivado, NI se, IAT _E X, and Microsoft Office 02/2016–Present
 Designed the digital logic (RTL) for a non-volatile cycle time by 10% through optimized implementation 	
 age by 15%. Supported other teams by providing technical resigning cross-functional project completion rates by 2 Constructed testbenches and tests using OVM/UV ity and backward compatibility, leading to a 30% Validated RTL on FPGAs, identifying system-level stability pre-production. Wrote GUIs in C# 	chniques, increasing test cover- ources, contributing to improv- 0%. 'M principles, focusing on reusabil- reduction in rework.
uptime by 15%.Assisted students, staff, and faculty with troublesh	partmental servers, improving ooting a wide range of technical
ster of Electrical Engineering — Graduated: 2025 dy Area: Embedded Systems Engineering versity of Colorado, Boulder, CO chelor of Science — Graduated 2015 ctrical Engineering, Focus on DSP and Electromagn versity of Colorado, Boulder, CO	etics. Dean's List: 2014–2015
	 Deployed new software to labs and managed deuptime by 15%. Assisted students, staff, and faculty with troublesh issues, including virus removal, dual-boot setups, data recovery on failing hard drives. heral Desktop Support Work-Study versity of Colorado at Boulder Troubleshot various computer issues for students a high customer satisfaction and contributing to smotthe department. ster of Electrical Engineering — Graduated: 2025 dy Area: Embedded Systems Engineering versity of Colorado, Boulder, CO chelor of Science — Graduated 2015 ctrical Engineering, Focus on DSP and Electromagnetic statement.